Silicon Carbide (SiC) power devices offer significant benefits of improved efficiency, dynamic performance and reliability of electronic and electric systems. The challenges and prospects of SiC power device development are reviewed considering different device types. A close correlation between an exponential increase of current handling capability during the last ten years and improvement in substrate quality is demonstrated. The voltage range of silicon and SiC unipolar and bipolar power devices with respect to the on-state voltage is determined based on device simulations. 4H-SiC unipolar devices are potentially superior to all silicon devices up to 5 kV design voltage and to all SiC bipolar devices up to 5-6 kV design voltage for temperatures up to 150
Silicon Carbide (SiC) power devices offer significant benefits of improved efficiency, dynamic performance and reliability of electronic and electric systems. The challenges and prospects of SiC power device development are reviewed considering different device types. A close correlation between an exponential increase of current handling capability during the last ten years and improvement in substrate quality is demonstrated. The voltage range of silicon and SiC unipolar and bipolar power devices with respect to the on-state voltage is determined based on device simulations. 4H-SiC unipolar devices are potentially superior to all silicon devices up to 5 kV design voltage and to all SiC bipolar devices up to 5-6 kV design voltage for temperatures up to 150
• C. The low end of SiC unipolar devices is determined to be around 200 V design voltage provided substrate resistance is reduced by reducing the thickness of the substrate down to 100 µm. The influence of reduced channel mobility on the specific on-resistance of 4H-SiC and 3C-SiC DMOSFETs is shown. It has been demonstrated that 3C-SiC DMOSFETs could be a better choice compared to 4H-SiC DMOSFETs in the voltage range below 1.2 kV utilising better channel mobility and larger substrate size obtainable in the near future in 3C-SiC polytype. An impact of the super junction (SJ) concept on silicon and SiC MOSFET specific on-resistance limits is demonstrated.
In Fig. 1 the ideal performance limits of unipolar and bipolar Si and SiC power devices are shown in the domain of on-state voltage and blocking voltage. In the Si case the on-state voltage curves based on the actual device data are shown for fast PiN rectifiers, MOSFETs, IGBTs and GTO thyristors. In the SiC case the on-state voltage curves based on device simulations are shown for DMOS and UMOS transistors, vertical JFETs with lateral (LC) respectively vertical channel (VC), Schottky and PiN rectifiers, BJTs and IGBTs. The SiC device data represent the ideal limit for different types of devices based on the 1 µm lithography and minimum doping requirements in the p-base and drift layers.
Main limitations and challenges in different power ranges are; Table 1 . System benefits of SiC devices a) high power above 4.5 kV-bipolar instability and carrier lifetime, b) medium power 1.2 kV to 4.5 kV-MOS interface and channel mobility, c) low power below 1.2 kV-MOS interface, substrate resistance and junction capacitance. The realisation of SiC potential is dependent on the market introduction of low and medium voltage SiC devices Commercialisation of SiC power devices is facing a number of extremely difficult challenges. Especially reliability issues constitute the biggest challenge in the coming years.
It is however, difficult to see anything that could prevent SiC power devices from entering the electronic market in the first decade of this century. 
Introduction
Silicon Carbide is a wide band gap (WBG) semiconductor whose electronic and physical properties promise a major qualitative leap in semiconductor device performance. The beginning of the new century represents the threshold for commercialisation of SiC based devices thanks to the intense research and development during the last decade in many laboratories all over the world. A number of companies are announcing the release of products and the number of material producers has multiplied four-fold.
Applications of Power Devices
Emerging Silicon Carbide devices face a well-established market of power electronics totally dominated in practice by silicon devices (Figs. 1 and 2 ). Silicon Carbide power devices have a high potential of finding their way into the mainstream applications and of capturing important parts of the market thanks to the specific material properties of SiC that translate into high value added for electronic power systems. Specifically high electric field breakdown in combination with reasonably high electron mobility and high thermal conductivity translate into improved efficiency, dynamic performance and reliability of electronic and electric systems. It is relatively straight-forward to envisage savings on cooling requirements connected with increased working temperature of the devices well above the 125
• C typical of silicon power devices as well as reduced noise, size and weight of systems due to greatly increased operating frequency. To overcome both limitations has long been desirable especially in high voltage applications above 1 kV where bipolar silicon devices must be used. Such devices are necessarily slow and suffer from high switching losses due to substantial recovery charge which makes them the limiting component in the performance of many systems.
System Benefits of WBG Semiconductors
In general SiC power devices have the advantages of lower on-state voltage drop for unipolar devices (lower specific onresistance) as well as excellent dynamic characteristics, high switching speed and low losses for bipolar devices due to extremely low recovery currents, compared to Si power devices. Furthermore, they have theoretical potential of handling 100 times higher power density making possible higher packing density of device chips and reduction of the size of power devices (1)-(4) . In short SiC devices are an obvious choice in all applications where low R on (alt. low conduction losses), high frequency (alt. low switching losses) and working temperature above 150
• C (alt. reduced cooling requirements) lead to 
SiC Device Development trends
Development of SiC devices in terms of voltage handling capability has been remarkably fast ever since the first commercial material from Cree Research Inc. became available in 1993. High voltage capability has been demonstrated in almost all types of SiC power devices. The progress in terms of voltage blocking capability has been controlled by the availability of low doped thick epitaxial layers. The evolution of blocking voltages follows closely the constant improvements in CVD epitaxial growth of low doped n-type layers and their commercial availability. Schottky barrier diodes have been demonstrated with blocking voltages of 1.75 kV (5) , 3.0 kV (6) and 4.9 kV (7) . PiN diodes were made blocking voltages of 2.0 kV (8) , 4.5 kV (9) , 6.2 kV (10) , 10 kV (11) , 17 kV (12) and 19 kV (13) . PiN diodes blocking over 4.5 kV have been repeatedly manufactured within ABB/Acreo facilities in Kista, Sweden (1997 Sweden ( -1999 . JBS diodes blocking 1.8 kV (14) , 3.6 kV (15) and 3.7 kV (16) have been demonstrated. High voltage MOSFET devices have been made, such as 1.4 kV trench UMOSFET (17) (18) , lateral 2.6 kV implanted DMOSFET (19) , 1.8 kV DMOSFET (20) and 10 kV DMOSFET (21) . Other unipolar switches include 0.6 to 1.8 kV (22) - (25) , 2.0-4.5 kV (13) (26)- (29) and 14 kV (30) vertical JFETs. Also bipolar devices such as GTO thyristors with blocking voltages of 1.0 kV (31) and 2.6 kV (32) and BJT transistors with blocking voltages of 1.0 to 1.75 kV (33) - (37) have been demonstrated.
However development of current handling capability has been slow up to now and limited by the quality of the material and more specifically by the size of the defect free areas on the SiC wafers.
Material Development
The increase in substrate size has been dramatic over the last five years, motivated by the prospect of SiC technology entering a production phase. Today both 50 and 75 mm wafers can be purchased and 100 mm (4 ) wafers have been demonstrated. It is likely that 4 wafers will be offered for sale within two years and that even larger substrates are demonstrated during the same period. The introduction of 4 inch substrates can be the turning point for SiC device production since much of the equipment used for processing Si can also be used for SiC. Market introduction of SiC technology requires in addition to the reasonable wafer size an adequate quality of the semiconductor material. All SiC power devices require at least one epitaxial layer with controlled doping and thickness to be grown on top of the highly doped substrates. The major limiting factor for the quality of SiC epitaxial films is the substrate material itself. Even if the development of SiC substrates has been successful during the last five to ten years the quality is still extremely poor compared to the substrates of other commonly used commercially available semiconductor materials.
Epitaxial layers typically contain a high density of detrimental defects such as dislocations (10 5 cm −2 ), micropipes (10-100 cm −2 ) and polytype inclusions, the majority of which propagate from the bulk of the substrate into the epilayers. In addition, other defects that are generated during epitaxial growth include growth pits (10 2 -10 4 cm −2 ) most likely caused by substrate surface damage introduced during cutting and polishing. Until recently, the defect free areas of the substrates were relatively small. For that reason only small area devices, such as µ-wave frequency MESFETs, were economically feasible for production. Production of large area power devices requires further significant increase of at least the micropipe free areas on the substrates. For this reason multi-chip press-pack and wire-bonded module solutions are being developed and tested (18) (38) .
Current Handling Capability
All the available data point to a close correlation between the yield (measured Fig. 3 . Defect density extracted from PiN diode data (solid line) and published yield data (39) - (42) (symbols) using Poisson model as compared to micropipe density in Cree substrates (43) (44) (dashed lines). The time scale is that of publication (one year has been added to the wafer manufacturing date) in terms of static blocking capability) and micropipe density in the substrates (Fig. 3) . The density of yield controlling defects is extracted from device yield data using the Pois-
where D is defect density and A is device area. As the quality of the material increases and density of the micropipes decreases it becomes easier to observe and distinguish the influence of other types of defects on the electrical performance of the devices. The influence of the defects and lateral nonuniformities normally increases with increasing area of the device. The awareness of the role played by other types of defects and imperfections increases as more and larger devices are made and this is reflected in the rapidly increasing number of papers on reliability related issues (45) - (49) . Recently, for instance, screw dislocations have been given extra attention. It is suspected that these defects influence the dynamic performance of devices and have been shown to be responsible for soft breakdown phenomena in device characteristics (50) (51) . The role of these defects is, however, not clear as yet. Their effect on the device performance is clearly not as detrimental as that of micropipes. The final judgement has to wait since long time stability data during both static (DC) and switching conditions (frequency tests) are still not available. Other defects given special attention most recently are the basal plane dislocations that have been demonstrated to give rise to drift of the forward characteristics in the bipolar devices (52) . A continuous progress in the reduction of the concentration of these defects in the drift region of the bipolar devices has been reported (11) (12) . Some of the fundamental questions related to stability and reliability of SiC devices remain at present unanswered. These issues relate to material bulk and surface properties and to surface passivation and gate insulation in MOSFETs and will be crucial during the coming years for the success of wide band-gap semiconductor materials and high temperature electronics. Issues of passivation and insulation are also starting to attract more and more attention (53) (54) . It is a rapidly expanding field of research. Oxide/nitride/oxide stack and oxides subjected to nitridation have been shown to have improved dielectric strength (55) . However oxide is still a base of the gate dielectric system determining interface properties. Reliability issues are expected to dominate the research field of SiC at the present stage of technology and device development and for many years to come. Regardless of the above, the published data show a dramatic (exponential) progress in current handling capability taking place during recent years (Fig. 4) . This means that we can expect current handling capability to reach levels adequate for most practical applications in a couple of years.
Status of SiC Power Devices
A summary of the status of development in SiC power devices is given below by listing devices in the order of decreasing maturity and specifying an optimal voltage range for each device. 1. Schottky barrier rectifiers (SBDs), voltage range 0.2 to 2.5 kV, higher leakage current compared to PiN and JBS especially at higher temperat temperatures. 2-10 A, 300 V, 600 V, 1200 V and 1700 V SBDs from SiCED are on the market. 2. JBS diodes, voltage range 0.2 to 3.3 kV, a device of choice for working temperatures above 150
• C, due to lower leakage current compared to SBDs. No obstacles to realisation of this type of devices exists other than cost vs performance considerations. 
Choices and prospects -Unipolar versus Bipolar Si and SiC Devices
Introduction of SiC power devices will change as a function of time the preferred choice of semiconductor devices used in different applications. It is important for the system designer and semiconductor device engineer alike to be able to understand the potential and limitations of different devices and to predict the pace of their development. In Figs. 5 and 6 the ideal performance limits of unipolar and bipolar Si and SiC power devices are shown in the domain of on-state voltage and blocking voltage at RT and 150
• C, respectively. In the Si case the on-state voltage curves based on the actual device data are shown for fast PiN rectifiers, MOSFETs, IGBTs and GTO thyristors together with an ideal limit equal to the resistivity of the uniformly doped drift region of unipolar device only. In the SiC case the on-state voltage curves based on device simulations are shown for DMOS and UMOS transistors, vertical JFETs with lateral (LC) respectively vertical channel (VC), Schottky rectifiers, PiN rectifiers, BJTs and IGBTs. The SiC device data represent the ideal limit for different types of devices based on the 1 µm lithography and minimum doping requirements in the p-base and drift layers. The simulated structures have cell pitch of 3, 10, 5, 8, 10 and 10 µm for UMOS, DMOS, VCJFET, LCJFET, BJT and IGBT, respectively. The 1 µm thick epi p-base doped to 1 · 10 18 cm −3 is chosen for the BJT and the IGBT and doped to 5 · 10 17 cm −3 for the UMOS. The implanted p-base with a max doping of 1 to 2 · 10 18 cm −3 is required for the DMOSFET depending on the design voltage. The channel length is 1 µm for UMOS and DMOS devices. The JFETs contain 0.6 µm thick p-type buried grid doped to 1 · 10 19 cm −3 and are designed for 50 V control voltage resulting in the grid spacing between 2 and 3 µm. The on-state voltage values correspond to the driving conditions of 15 V gate voltage (gate oxide thickness 50 nm) for the MOSFETs and IGBT and 2 V for the JFETs and base current density of Several important conclusions can be drawn from the presented data. First of all the application area of unipolar devices is greatly expanded. The SiC unipolar devices are superior to silicon power devices with respect to the on-state voltage in the voltage range up to at least 8 kV (at RT) and to 5-6 kV at 150
• C. Considering superiority of unipolar devices over bipolar in terms of dynamic behaviour and switching losses it means that SiC unipolar devices have the potential of replacing silicon bipolar devices in all their present applications (assuming the same current and voltage ratings).
Bipolar SiC Devices-Voltage Range above 4.5 kV
The application area of SiC bipolar devices starts, as can be seen in Fig. 5 , at blocking voltage of 5-8 kV which is above the highest ratings of most of Si power devices available today. The SiC bipolar devices are superior to the Si bipolar devices with respect to the switching losses due to the low plasma level and low accumulated charge in the device during conduction. This is due to the 10 times smaller thickness of the n-base and to the lower minimum lifetime required for efficient conductivity modulation. It can also be seen that above 4.5 kV SiC PiN rectifiers are superior to Si PiN rectifiers also with respect to the on-state voltage. The same applies to the SiC IGBTs with voltage rating above 2.5 kV as compared to the Si IGBTs. The ideal application areas for bipolar SiC devices are power transmission and traction where devices with blocking voltages higher than 10 kV are of interest.
Unipolar SiC Devices from 1.2 to 4.5 kV
Silicon carbide greatly expands the voltage range of unipolar and bipolar power devices as compared to silicon. Unipolar devices with blocking voltage of 4.5 kV and even more can be made with lower conduction and switching losses as compared to bipolar devices.
SiC unipolar devices thus cover the needs of most of the motor drives, switched mode power supplies and automotive applications.
Unipolar SiC Devices below 1.2 kV
In this voltage range the unipolar SiC devices are challenging the unipolar Si and GaAs devices. The SiC devices have generally 10 times higher specific junction capacitance compared to the Si devices due to the 100 times higher drift region doping for the same voltage design. At the same time the specific on-resistance is about three orders of magnitude lower due to the combined effect of 100 times higher doping and 10 times smaller drift region thickness. The necessary trade-off is possible between the on-resistance and the junction capacitance through reduction of the device area in order to utilise the fast switching potential of SiC devices. The operation of the SiC devices at current densities 100 times higher compared to Si is feasible resulting in the 10 times lower drain capacitance. The same optimisation has to be applied both to the case of the SiC MOSFETs versus Si MOSFETs and the SiC versus GaAs Schottky diodes (56) (Fig. 7) . A significant drawback at the low end of the voltage range is the thick and relatively highly resistive substrate in the case of SiC (typically 300 µm, 1 · 10 19 cm −3 , 0.025 Ωcm). It can clearly be seen in Figs. 5, 6 and 8 that in order to use fully potential of SiC unipolar devices also at the low voltage end it is necessary to lower the resistive contribution of the substrate material. In the case of the standard substrate material available today the practical lower limit of the design voltage is around 1 kV. Thinning of the SiC substrate would expand that limit down to about 200 V. The impact of the newest development in the field of MOSFET on-resistance, so called Cool MOS (57) - (59) , on the comparison between Si and SiC unipolar devices is considered in Fig. 8 . The principle for the breakthrough in reducing on-resistance in MOSFETs is called Super Junction (SJ) design. It means that the drift region is divided into alternating narrow layers of n-and p-type which lie parallel to the current flow. The SJ principle removes the limitation of having to lower the drift region doping to allow increase in blocking voltage and the resulting quadratic point is that SiC MOSFETs with today's poor channel mobility values are already superior to the best silicon devices.
Normally-off power switch
The channel mobility of SiC MOSFETs is today very low due to the poor quality of the SiC/SiO 2 interface. The high density of the interface states at the SiC/SiO 2 interface hinders realisation of the inversion channel MOSFET (60) . This is the main reason for different alternative approaches towards realisation of a normally-off switch. On the material level different SiC polytypes and crystallographic directions have been tested (61) (62) . The SiC/SiO 2 interface properties on 4H-SiC material are much poorer compared to 6H-SiC polytype. This is the reason for much better channel mobility values reported for MOSFETs made on 6H-SiC compared to 4H-SiC. The 6H-SiC material may then be a better choice for reasonably low voltage MOSFETs compared to the 4H-SiC alternative regardless of the much poorer bulk mobility value of 6H-SiC influencing the contribution of the drift region. It may be advantageous to use the 6H-SiC material for devices below 0.6 kV (63) . It can be seen from simulations that a channel mobility of 100-200 cm 2 /Vsec can be regarded as a target channel mobility for devices with acceptable performance provided it is not coupled to interface conditions giving rise to operational instabilities in threshold voltage and sub-threshold characteristics. The bipolar junction transistor is being promoted as a bipolar alternative, since it does not require a gate oxide and should have a much better current gain compared to Si. The powerful unipolar alternative is a hybrid cascode consisting of a SiC JFET and low voltage Si MOSFET (24) . The cascode concept has a large potential for an monolitic SiC solution by integrating the MOSFET and the JFET structures. Recently the 2 and 3 cubic 3C-SiC material became available which opens another opportunity for realisation of power MOSFETs. The MOSFETs on 3C-SiC are expected to have advantages of larger channel mobility due to the lower band-gap (61) (64) and larger bulk mobility characteristic of this SiC polytype. The 3C-SiC opens the perspective of a faster realisation of the SiC MOSFETs together with more speedy and economic development of large micropipe free substrates (65) - (67) . As can be seen in Figs. 9 to 12 the 3C-SiC has the potential of becoming the preferred material for the MOSFETs in the voltage range below 1.2 kV.
SiC Electronics

Device perspective
Challenges in SiC electronics from the device perspective are summarised in Table 2. In addition to what can be seen in Table 2 there is a general trend towards high current density and high power density in SiC devices. It may well be a specific characteristic of SiC devices to be used predominantly at high power densities. There are several factors driving in the direction of high power density: a) small defect free chip area and high material cost, b) high current density required for the positive temperature coefficient of the on-state voltage due to the low resistive contribution from the drift region resistance, c) high specific junction capacitance, d) high maximum junction temperature and high thermal conductivity. At the same time, with reference to Table 1, the SiC devices seem to be the ideal devices for future high power density systems (4) .
Total system perspective
The appearance of the SiC power devices on the market will bring about and accelerate new developments in the areas of packaging, passive components (capacitors), circuit and system design as well as improvements in construction and operation of electric motors. It will not be in general most effective just to substitute Si devices by SiC ones in existing circuits. It will be necessary to adopt new solutions in order to utilize the full potential of increased operational frequency, working temperature and reduced size of active devices. The advent of SiC power devices will force thinking in terms of the total power system including electrical, mechanical and electromechanical components. This will provide an incentive towards an increased integration of electronics with electromagnetic and mechanical parts of the system. The electrical motors will have to be improved as well in order to facilitate the integration and utilisation of the benefits of high frequency operation.
The necessity of new solutions is most apparent and urgent in the area of packaging. Especially considering that the modular solution utilising parallel connection of small chips as opposed to large area single devices will be the most efficient way to increase current handling capability for a long time. This actualises the necessity of high temperature, high frequency and high packing density module technology.
Conclusions
Main conclusions are; a) Potential of unipolar SiC devices is confirmed, b) SBD and JBS diodes and JFETs are mature for production, c) vertical channel JFETs offer superior onresistance d) µ-pipes are still the main area and yield limiting factor due to the aggressive increase in available wafer diameter however 0.5 cm 2 chip size is feasible, e) bipolar degradation is the main obstacle towards realisation of bipolar SiC devices, f) low quality of the SiC/oxide interface is the main obstacle towards realisation of MOSFET devices, g) substrate resistance makes a significant contribution to the on-resistance at voltages below 1200 V and can be a limiting factor at voltages below 600 V, h) carrier lifetimes in the order of 1-10 µs are required for the bipolar devices with blocking voltages above 10 kV, i) 3C-SiC MOSFETs have a potential for low and medium power devices in the voltage range up to 1200 V, j) high specific value of SiC junction capacitance needs to be traded for higher on-state and higher current density for fast switching applications.
Main limitations and challenges in different power ranges are; a) high power above 4.5 kV-bipolar instability and carrier lifetime, b) medium power 1.2 kV to 4.5 kV-MOS interface and channel mobility, c) low power below 1.2 kV-MOS interface, substrate resistance and junction capacitance.
The realisation of SiC potential is dependent on the market introduction of low and medium voltage SiC devices Commercialisation of SiC power devices is facing a number of extremely difficult challenges. Especially reliability issues constitute the biggest challenge in the coming years.
It is however, difficult to see anything that could prevent SiC power devices from entering the electronic market in the first decade of this century considering: a) the tremendous benefits offered to the electronic systems, b) the momentum gained by the development activities involving many people in different countries, c) the spectacular results in device performance obtained so far, d) the dramatic increase in the ratings of test devices during the recent years.
This last point is a reassuring indication of the continued positive development.
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